LinxISA Instruction Reference

**ISA Version:** v0.58.0  ·  **766 instruction forms**  ·  **69 groups**  ·  **4 encoding formats** --- Browse by chapter, instruction group, or search by mnemonic. Each instruction page includes its encoding diagram, assembly syntax, and description. **Jump to:** [Encoding Formats](encoding.md) · [Groups Index](groups/index.md) · [A–Z Index](instructions/index.md)

---

Browse by Chapter

The LinxISA manual is organized into 12 chapters covering distinct functional units. Click any chapter to jump to its first instruction group.

[{: style="width:120px;height:80px"} **Ch 03 — Encoding Formats**{.chapter-card style="--ch03-color:#64748b"} : Bit numbering, instruction lengths, decode tags, field colour key [{: style="width:120px;height:80px"} **Ch 04 — Block ISA**{.chapter-card style="--ch04-color:#8b5cf6"} : BSTART, BSTOP, B.DATR, B.DIM, B.IOT, tile/SIMT control flow [{: style="width:120px;height:80px"} **Ch 11 — AGU**{.chapter-card style="--ch11-color:#059669"} : Loads, stores, prefetch, all addressing modes [{: style="width:120px;height:80px"} **Ch 12 — ALU**{.chapter-card style="--ch12-color:#0891b2"} : ADD, SUB, MUL, DIV, shifts, bit manip, LUI, CSEL [{: style="width:120px;height:80px"} **Ch 13 — FSU**{.chapter-card style="--ch13-color:#0ea5e9"} : Floating-point arithmetic, FMA, format conversion [{: style="width:120px;height:80px"} **Ch 14 — AMO**{.chapter-card style="--ch14-color:#e11d48"} : LR/SC, atomic fetch-op, CAS [{: style="width:120px;height:80px"} **Ch 15 — BBD**{.chapter-card style="--ch15-color:#8b5cf6"} : C.BSTART, C.BSTOP, block delimiters [{: style="width:120px;height:80px"} **Ch 16 — BRU**{.chapter-card style="--ch16-color:#7c3aed"} : Branches, CMP, SETC, SETRET, ADDTPC [{: style="width:120px;height:80px"} **Ch 17 — CMD**{.chapter-card style="--ch17-color:#6366f1"} : B.CATR, B.DATR, B.HINT, block attributes [{: style="width:120px;height:80px"} **Ch 18 — RSV**{.chapter-card style="--ch18-color:#a16207"} : HL.BFI, HL.MIADD, HL.MISUB [{: style="width:120px;height:80px"} **Ch 19 — SYS**{.chapter-card style="--ch19-color:#dc2626"} : FENCE, barriers, EBREAK, ACR*, cache/TLB maintenance [{: style="width:120px;height:80px"} **Ch 20 — VEC**{.chapter-card style="--ch20-color:#2563eb"} : V.* vector forms, shuffles, reductions, division

---

Browse by Group

[Arithmetic (1)](groups/arithmetic.md){.group-card} [Arithmetic Operation (20)](groups/arithmetic_operation.md){.group-card} [Arithmetic Operation 32bit (21)](groups/arithmetic_operation_32bit.md){.group-card} [Arithmetic Operation 64bit (21)](groups/arithmetic_operation_64bit.md){.group-card} [Atomic (4)](groups/atomic.md){.group-card} [Atomic Operation (72)](groups/atomic_operation.md){.group-card} [BSTART (20)](groups/bstart.md){.group-card} [Bit Manipulation (8)](groups/bit_manipulation.md){.group-card} [Bit Operation (8)](groups/bit_operation.md){.group-card} [Block Split (2)](groups/block_split.md){.group-card} [Branch (10)](groups/branch.md){.group-card} [Bundle Argument (3)](groups/bundle_argument.md){.group-card} [Bundle Control Attribute (1)](groups/bundle_control_attribute.md){.group-card} [Bundle Data Attribute (1)](groups/bundle_data_attribute.md){.group-card} [Bundle Dimension (1)](groups/bundle_dimension.md){.group-card} [Bundle Hint (2)](groups/bundle_hint.md){.group-card} [Bundle Input & Output (6)](groups/bundle_input_output.md){.group-card} [Bundle Offset (1)](groups/bundle_offset.md){.group-card} [Bundle Shared Operand Binding (1)](groups/bundle_shared_operand_binding.md){.group-card} [Bundle Split (60)](groups/bundle_split.md){.group-card} [C.BSTART (7)](groups/c_bstart.md){.group-card} [C.TINST (6)](groups/c_tinst.md){.group-card} [C.UNARY (7)](groups/c_unary.md){.group-card} [Cache Maintain (16)](groups/cache_maintain.md){.group-card} [Compare Instruction (40)](groups/compare_instruction.md){.group-card} [Compound Operation (1)](groups/compound_operation.md){.group-card} [Concat (2)](groups/concat.md){.group-card} [DMA Operation (1)](groups/dma_operation.md){.group-card} [Division (2)](groups/division.md){.group-card} [Execution Control (10)](groups/execution_control.md){.group-card} [Floating Point Arithmetic (5)](groups/floating_point_arithmetic.md){.group-card} [Floating-point Arithmetic (12)](groups/floating_point_arithmetic.md){.group-card} [Floating-point Compare (8)](groups/floating_point_compare.md){.group-card} [Format Convert (12)](groups/format_convert.md){.group-card} [General (3)](groups/general.md){.group-card} [General Manager (2)](groups/general_manager.md){.group-card} [Immediate (2)](groups/immediate.md){.group-card} [Load Immediate Offset (23)](groups/load_immediate_offset.md){.group-card} [Load Long Offset (12)](groups/load_long_offset.md){.group-card} [Load PC-Relative (7)](groups/load_pc_relative.md){.group-card} [Load Pair (19)](groups/load_pair.md){.group-card} [Load Post-Index (19)](groups/load_post_index.md){.group-card} [Load Pre-Index (19)](groups/load_pre_index.md){.group-card} [Load Register Offset (22)](groups/load_register_offset.md){.group-card} [Load Symbol (7)](groups/load_symbol.md){.group-card} [Load UnScaled (16)](groups/load_unscaled.md){.group-card} [Long Immediate (2)](groups/long_immediate.md){.group-card} [Max-Min (6)](groups/max_min.md){.group-card} [Move (3)](groups/move.md){.group-card} [Multi-Cycle ALU (28)](groups/multi_cycle_alu.md){.group-card} [PC-Relative (4)](groups/pc_relative.md){.group-card} [Prefetch (4)](groups/prefetch.md){.group-card} [RESERVE (3)](groups/reserve.md){.group-card} [Reduce Operation with Register (9)](groups/reduce_operation_with_register.md){.group-card} [SSR Access (7)](groups/ssr_access.md){.group-card} [Set Commit Argument (26)](groups/set_commit_argument.md){.group-card} [Shuffle (8)](groups/shuffle.md){.group-card} [Store Immediate Offset (9)](groups/store_immediate_offset.md){.group-card} [Store Long Offset (7)](groups/store_long_offset.md){.group-card} [Store Offset (14)](groups/store_offset.md){.group-card} [Store PC-Relative (4)](groups/store_pc_relative.md){.group-card} [Store Pair (14)](groups/store_pair.md){.group-card} [Store Post-Index (14)](groups/store_post_index.md){.group-card} [Store Pre-Index (14)](groups/store_pre_index.md){.group-card} [Store Register Offset (21)](groups/store_register_offset.md){.group-card} [Store Symbol (4)](groups/store_symbol.md){.group-card} [Three Source Integer (2)](groups/three_source_integer.md){.group-card} [Three-Source Floating Point (8)](groups/three_source_floating_point.md){.group-card} [Two-Source Floating Point (12)](groups/two_source_floating_point.md){.group-card}

See also: Groups Index (detailed) · All Instructions A–Z

---

Instruction Quick Index

Use Ctrl+F / Cmd+F to search, or browse the full alphabetical list.

Mnemonic	Group	Bits	Description

| ACRC | execution_control | 32 | Architectural control (ring call). Calls an implementation-defined ACR. | | ACRE | execution_control | 32 | Architectural control (ring entry). Enters an implementation-defined ACR. | | ASSERT | execution_control | 32 | Architectural assertion. Traps if the condition register is zero. | | BSE | execution_control | 32 | Execution control instruction. | | BWE | execution_control | 32 | Execution control instruction. | | ADD | arithmetic_operation_64bit | 32 | Integer addition. Writes the sum of two registers to the destination. | | ADDI | arithmetic_operation_64bit | 32 | Integer add-immediate. Adds a sign-extended 12-bit immediate to a register. | | AND | arithmetic_operation_64bit | 32 | Bitwise AND of two registers. | | ANDI | arithmetic_operation_64bit | 32 | Bitwise AND with an immediate. | | HL.ADDI | arithmetic_operation_64bit | 48 | [48-bit HL.] Instruction from the Arithmetic Operation 64bit group. | | ADDIW | arithmetic_operation_32bit | 32 | 32-bit word add-immediate. | | ADDW | arithmetic_operation_32bit | 32 | 32-bit word integer addition. | | ANDIW | arithmetic_operation_32bit | 32 | 32-bit word AND-immediate. | | ANDW | arithmetic_operation_32bit | 32 | 32-bit word bitwise AND. | | HL.ADDIW | arithmetic_operation_32bit | 48 | [48-bit HL.] Instruction from the Arithmetic Operation 32bit group. | | ADDTPC | pc_relative | 32 | PC-relative addition. Adds an immediate to the current PC/TPC and writes the result. | | HL.ADDTPC | pc_relative | 48 | [48-bit HL.] Instruction from the PC-Relative group. | | HL.SETRET | pc_relative | 48 | [48-bit HL.] Instruction from the PC-Relative group. | | SETRET | pc_relative | 32 | Materializes a return address (ra) using a PC-relative offset. Used in call headers. | | B.CATR | bundle_control_attribute | 32 | Instruction from the Bundle Control Attribute group. | | B.DATR | bundle_data_attribute | 32 | Instruction from the Bundle Data Attribute group. | | B.DIM | bundle_argument | 32 | Instruction from the Bundle Argument group. | | B.EQ | branch | 32 | Conditional branch taken when SrcL equals SrcR. | | B.GE | branch | 32 | Conditional branch taken when SrcL is greater than or equal to SrcR (signed). | | B.GEU | branch | 32 | Conditional branch taken when SrcL is greater than or equal to SrcR (unsigned). | | B.LT | branch | 32 | Conditional branch taken when SrcL is less than SrcR (signed). | | B.LTU | branch | 32 | Conditional branch taken when SrcL is less than SrcR (unsigned). | | B.HINT | bundle_hint | 32 | Instruction from the Bundle Hint group. | | B.IOR | bundle_input_output | 32 | Instruction from the Bundle Input & Output group. | | B.IOT | bundle_input_output | 32 | Instruction from the Bundle Input & Output group. | | B.TEXT | bundle_offset | 32 | Instruction from the Bundle Offset group. | | BC.IALL | cache_maintain | 32 | Branch-predictor cache invalidate all entries. | | BC.IVA | cache_maintain | 32 | Branch-predictor cache invalidate by address. | | DC.CISW | cache_maintain | 32 | Data cache clean-and-invalidate by set/way. | | DC.CIVA | cache_maintain | 32 | Cache maintenance operation. | | DC.CSW | cache_maintain | 32 | Cache maintenance operation. | | BCNT | bit_operation | 32 | Population count. Counts the number of set bits in a register. | | BIC | bit_operation | 32 | Bit clear / AND-NOT. | | BIS | bit_operation | 32 | Bit set / OR. | | BXS | bit_operation | 32 | Bit-field extract signed. | | BXU | bit_operation | 32 | Bit-field extract unsigned. | | BSTART | bundle_split | 32 | Block split marker. Terminates the current basic block and begins the next. Encodes block type and transition kind. | | BSTART.FP | bundle_split | 32 | Terminates the current block and begins the next. | | BSTART.GMOV | bundle_split | 32 | Terminates the current block and begins the next. | | BSTART.MGATHER | bundle_split | 32 | Terminates the current block and begins the next. | | BSTART.MGATHER.CAS | bundle_split | 32 | Terminates the current block and begins the next. | | BSTART CALL | bstart | 32 | Atomic fused call with independent call-target and return-target fields; transfers to the call block and writes ra. This exact aggregate is distinct from the generic bare-call form, which preserves ra and requires an adjacent SETRET or C.SETRET. | | HL.BSTART CALL | bstart | 48 | [48-bit HL.] Atomic fused call with independent call-target and return-target fields; transfers to the call block and writes ra. This exact aggregate is distinct from the generic bare-call form, which preserves ra and requires an adjacent SETRET or C.SETRET. | | HL.BSTART.FP | bstart | 48 | [48-bit HL.] Terminates the current block and begins the next. | | HL.BSTART.STD | bstart | 48 | [48-bit HL.] Terminates the current block and begins the next. | | HL.BSTART.SYS | bstart | 48 | [48-bit HL.] Terminates the current block and begins the next. | | BSTART.VPAR | block_split | 32 | Terminates the current block and begins the next. | | BSTART.VSEQ | block_split | 32 | Terminates the current block and begins the next. | | C.ADD | arithmetic_operation | 16 | [16-bit C.] Integer addition. | | C.AND | arithmetic_operation | 16 | [16-bit C.] Bitwise AND. | | C.OR | arithmetic_operation | 16 | [16-bit C.] Bitwise OR. | | C.SUB | arithmetic_operation | 16 | [16-bit C.] Integer subtraction. | | V.ADD | arithmetic_operation | 64 | [64-bit V.] Integer addition. | | C.ADDI | arithmetic | 16 | [16-bit C.] Instruction from the Arithmetic group. | | C.B.DIMI | bundle_dimension | 16 | [16-bit C.] Instruction from the Bundle Dimension group. | | C.B.IOS | bundle_shared_operand_binding | 16 | [16-bit C.] Instruction from the Bundle Shared Operand Binding group. | | C.BSTART.FP | c_bstart | 16 | [16-bit C.] Terminates the current block and begins the next. | | C.BSTART.MPAR | c_bstart | 16 | [16-bit C.] Terminates the current block and begins the next. | | C.BSTART.MSEQ | c_bstart | 16 | [16-bit C.] Terminates the current block and begins the next. | | C.BSTART.STD | c_bstart | 16 | [16-bit C.] Terminates the current block and begins the next. | | C.BSTART.SYS | c_bstart | 16 | [16-bit C.] Terminates the current block and begins the next. | | C.CMP.EQI | c_tinst | 16 | [16-bit C.] Instruction from the C.TINST group. | | C.CMP.NEI | c_tinst | 16 | [16-bit C.] Instruction from the C.TINST group. | | C.EBREAK | c_tinst | 16 | [16-bit C.] Instruction from the C.TINST group. | | C.SLLI | c_tinst | 16 | [16-bit C.] Instruction from the C.TINST group. | | C.SRLI | c_tinst | 16 | [16-bit C.] Instruction from the C.TINST group. | | C.LDI | load_immediate_offset | 16 | [16-bit C.] Loads a value from memory into a register. | | C.LWI | load_immediate_offset | 16 | [16-bit C.] Loads a value from memory into a register. | | LBI | load_immediate_offset | 32 | Loads a value from memory into a register. | | LBUI | load_immediate_offset | 32 | Loads a value from memory into a register. | | LDI | load_immediate_offset | 32 | Loads a value from memory into a register. | | C.MOVI | move | 16 | [16-bit C.] Instruction from the Move group. | | C.MOVR | move | 16 | [16-bit C.] Instruction from the Move group. | | C.SETRET | move | 16 | [16-bit C.] Instruction from the Move group. | | C.SDI | store_immediate_offset | 16 | [16-bit C.] Stores a register value to memory. | | C.SWI | store_immediate_offset | 16 | [16-bit C.] Stores a register value to memory. | | SBI | store_immediate_offset | 32 | Stores a register value to memory. | | SDI | store_immediate_offset | 32 | Stores a register value to memory. | | SDI.U | store_immediate_offset | 32 | Stores a register value to memory. | | C.SETC.EQ | set_commit_argument | 16 | [16-bit C.] Sets the block-commit condition. | | C.SETC.NE | set_commit_argument | 16 | [16-bit C.] Sets the block-commit condition. | | HL.SETC.ANDI | set_commit_argument | 48 | [48-bit HL.] Sets the block-commit condition. | | HL.SETC.EQI | set_commit_argument | 48 | [48-bit HL.] Sets the block-commit condition. | | HL.SETC.GEI | set_commit_argument | 48 | [48-bit HL.] Sets the block-commit condition. | | C.SETC.TGT | c_unary | 16 | [16-bit C.] Sets the block-commit condition. | | C.SEXT.B | c_unary | 16 | [16-bit C.] Instruction from the C.UNARY group. | | C.SEXT.H | c_unary | 16 | [16-bit C.] Instruction from the C.UNARY group. | | C.SEXT.W | c_unary | 16 | [16-bit C.] Instruction from the C.UNARY group. | | C.ZEXT.B | c_unary | 16 | [16-bit C.] Instruction from the C.UNARY group. | | CASB | atomic_operation | 32 | Atomic memory read-modify-write operation. | | CASD | atomic_operation | 32 | Atomic memory read-modify-write operation. | | CASH | atomic_operation | 32 | Atomic memory read-modify-write operation. | | CASW | atomic_operation | 32 | Atomic memory read-modify-write operation. | | LD.ADD | atomic_operation | 32 | Atomic memory read-modify-write operation. | | CMP.AND | compare_instruction | 32 | Instruction from the Compare Instruction group. | | CMP.ANDI | compare_instruction | 32 | Instruction from the Compare Instruction group. | | CMP.EQ | compare_instruction | 32 | Compare equal. Sets destination to 1 if operands are equal. | | CMP.EQI | compare_instruction | 32 | Instruction from the Compare Instruction group. | | CMP.GE | compare_instruction | 32 | Compare greater-or-equal (signed). | | CSEL | compound_operation | 32 | Conditional select. Dest = (SrcP != 0) ? SrcL : SrcR. | | DIV | multi_cycle_alu | 32 | Signed integer division. | | DIVU | multi_cycle_alu | 32 | Unsigned integer division. | | DIVUW | multi_cycle_alu | 32 | 32-bit word unsigned integer division. | | DIVW | multi_cycle_alu | 32 | 32-bit word signed integer division. | | HL.DIV | multi_cycle_alu | 48 | [48-bit HL.] Signed integer division. | | DMA | dma_operation | 32 | Instruction from the DMA Operation group. | | FABS | floating_point_arithmetic | 32 | Floating-point absolute value. | | FADD | floating_point_arithmetic | 32 | Floating-point addition. | | FDIV | floating_point_arithmetic | 32 | Floating-point division. | | FEXP | floating_point_arithmetic | 32 | Instruction from the Floating-point Arithmetic group. | | FMADD | floating_point_arithmetic | 32 | Instruction from the Floating-point Arithmetic group. | | FCVT | format_convert | 32 | Floating-point format conversion. | | FCVTA | format_convert | 32 | Instruction from the Format Convert group. | | FCVTM | format_convert | 32 | Instruction from the Format Convert group. | | FCVTN | format_convert | 32 | Instruction from the Format Convert group. | | FCVTP | format_convert | 32 | Instruction from the Format Convert group. | | FEQ | floating_point_compare | 32 | Floating-point equality comparison. Writes 1 if ordered and equal. | | FEQS | floating_point_compare | 32 | Instruction from the Floating-point Compare group. | | FGE | floating_point_compare | 32 | Floating-point greater-or-equal comparison (ordered). | | FGES | floating_point_compare | 32 | Instruction from the Floating-point Compare group. | | FLT | floating_point_compare | 32 | Floating-point less-than comparison (ordered). | | FMAX | max_min | 32 | Floating-point maximum. | | FMIN | max_min | 32 | Floating-point minimum. | | MAX | max_min | 32 | Integer max (signed). | | MAXU | max_min | 32 | Instruction from the Max-Min group. | | MIN | max_min | 32 | Integer min (signed). | | HL.BFI | reserve | 48 | [48-bit HL.] Bit-field insert. | | HL.MIADD | reserve | 48 | [48-bit HL.] Instruction from the RESERVE group. | | HL.MISUB | reserve | 48 | [48-bit HL.] Instruction from the RESERVE group. | | HL.CASB | atomic | 48 | [48-bit HL.] Atomic memory read-modify-write operation. | | HL.CASD | atomic | 48 | [48-bit HL.] Atomic memory read-modify-write operation. | | HL.CASH | atomic | 48 | [48-bit HL.] Atomic memory read-modify-write operation. | | HL.CASW | atomic | 48 | [48-bit HL.] Atomic memory read-modify-write operation. | | HL.CCAT | concat | 48 | [48-bit HL.] Instruction from the Concat group. | | HL.CCATW | concat | 48 | [48-bit HL.] Instruction from the Concat group. | | HL.LB.PCR | load_pc_relative | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LBU.PCR | load_pc_relative | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LD.PCR | load_pc_relative | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LH.PCR | load_pc_relative | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LHU.PCR | load_pc_relative | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LB.PO | load_post_index | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LBI.PO | load_post_index | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LBU.PO | load_post_index | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LBUI.PO | load_post_index | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LD.PO | load_post_index | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LB.PR | load_pre_index | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LBI.PR | load_pre_index | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LBU.PR | load_pre_index | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LBUI.PR | load_pre_index | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LD.PR | load_pre_index | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LBI | load_long_offset | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LBUI | load_long_offset | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LDI | load_long_offset | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LDI.U | load_long_offset | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LHI | load_long_offset | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LBIP | load_pair | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LBP | load_pair | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LBUIP | load_pair | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LBUP | load_pair | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LDIP | load_pair | 48 | [48-bit HL.] Loads a value from memory into a register. | | HL.LIS | long_immediate | 48 | [48-bit HL.] Instruction from the Long Immediate group. | | HL.LIU | long_immediate | 48 | [48-bit HL.] Instruction from the Long Immediate group. | | HL.LUI | immediate | 48 | [48-bit HL.] Instruction from the Immediate group. | | LUI | immediate | 32 | Load upper immediate. Materializes a 20-bit constant in the upper bits of the destination. | | HL.PRF | prefetch | 48 | [48-bit HL.] Instruction from the Prefetch group. | | HL.PRF.A | prefetch | 48 | [48-bit HL.] Instruction from the Prefetch group. | | HL.PRFI.U | prefetch | 48 | [48-bit HL.] Instruction from the Prefetch group. | | HL.PRFI.UA | prefetch | 48 | [48-bit HL.] Instruction from the Prefetch group. | | HL.QMT | general | 48 | [48-bit HL.] Instruction from the General group. | | HL.QPOP | general | 48 | [48-bit HL.] Instruction from the General group. | | HL.QPUSH | general | 48 | [48-bit HL.] Instruction from the General group. | | HL.SB.PCR | store_pc_relative | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SD.PCR | store_pc_relative | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SH.PCR | store_pc_relative | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SW.PCR | store_pc_relative | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SB.PO | store_post_index | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SBI.PO | store_post_index | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SD.PO | store_post_index | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SD.UPO | store_post_index | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SDI.PO | store_post_index | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SB.PR | store_pre_index | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SBI.PR | store_pre_index | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SD.PR | store_pre_index | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SD.UPR | store_pre_index | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SDI.PR | store_pre_index | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SBI | store_long_offset | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SDI | store_long_offset | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SDI.U | store_long_offset | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SHI | store_long_offset | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SHI.U | store_long_offset | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SBIP | store_pair | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SBP | store_pair | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SDIP | store_pair | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SDIP.U | store_pair | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SDP | store_pair | 48 | [48-bit HL.] Stores a register value to memory. | | HL.SSRGET | ssr_access | 48 | [48-bit HL.] Instruction from the SSR Access group. | | HL.SSRSET | ssr_access | 48 | [48-bit HL.] Instruction from the SSR Access group. | | LSRGET | ssr_access | 32 | Instruction from the SSR Access group. | | SETC.TGT | ssr_access | 32 | Sets the block-commit condition. | | SSRGET | ssr_access | 32 | Instruction from the SSR Access group. | | LB | load_register_offset | 32 | Loads a signed 8-bit value from memory. | | LBU | load_register_offset | 32 | Loads a 8-bit value from memory. | | LD | load_register_offset | 32 | Loads a 64-bit value from memory. | | LH | load_register_offset | 32 | Loads a signed 16-bit value from memory. | | LHU | load_register_offset | 32 | Loads a 16-bit value from memory. | | LB.PCR | load_symbol | 32 | Loads a value from memory into a register. | | LBU.PCR | load_symbol | 32 | Loads a value from memory into a register. | | LD.PCR | load_symbol | 32 | Loads a value from memory into a register. | | LH.PCR | load_symbol | 32 | Loads a value from memory into a register. | | LHU.PCR | load_symbol | 32 | Loads a value from memory into a register. | | LDI.U | load_unscaled | 32 | Loads a value from memory into a register. | | LHI.U | load_unscaled | 32 | Loads a value from memory into a register. | | LHUI.U | load_unscaled | 32 | Loads a value from memory into a register. | | LWI.U | load_unscaled | 32 | Loads a value from memory into a register. | | LWUI.U | load_unscaled | 32 | Loads a value from memory into a register. | | SB | store_register_offset | 32 | Stores a register value to memory. | | SD | store_register_offset | 32 | Stores a register value to memory. | | SD.U | store_register_offset | 32 | Stores a register value to memory. | | SH | store_register_offset | 32 | Stores a register value to memory. | | SH.U | store_register_offset | 32 | Stores a register value to memory. | | SB.PCR | store_symbol | 32 | Stores a register value to memory. | | SD.PCR | store_symbol | 32 | Stores a register value to memory. | | SH.PCR | store_symbol | 32 | Stores a register value to memory. | | SW.PCR | store_symbol | 32 | Stores a register value to memory. | | V.BCNT | bit_manipulation | 64 | [64-bit V.] Population count. | | V.BIC | bit_manipulation | 64 | [64-bit V.] Bit clear. | | V.BIS | bit_manipulation | 64 | [64-bit V.] Bit set. | | V.BXS | bit_manipulation | 64 | [64-bit V.] Bit-field extract signed. | | V.BXU | bit_manipulation | 64 | [64-bit V.] Bit-field extract unsigned. | | V.CSEL | three_source_integer | 64 | [64-bit V.] Conditional select. | | V.PSEL | three_source_integer | 64 | [64-bit V.] Instruction from the Three Source Integer group. | | V.DIV | division | 64 | [64-bit V.] Signed integer division. | | V.REM | division | 64 | [64-bit V.] Signed integer remainder. | | V.FABS | floating_point_arithmetic | 64 | [64-bit V.] Instruction from the Floating Point Arithmetic group. | | V.FCLASS | floating_point_arithmetic | 64 | [64-bit V.] Instruction from the Floating Point Arithmetic group. | | V.FEXP | floating_point_arithmetic | 64 | [64-bit V.] Instruction from the Floating Point Arithmetic group. | | V.FRECIP | floating_point_arithmetic | 64 | [64-bit V.] Instruction from the Floating Point Arithmetic group. | | V.FSQRT | floating_point_arithmetic | 64 | [64-bit V.] Instruction from the Floating Point Arithmetic group. | | V.FADD | three_source_floating_point | 64 | [64-bit V.] Instruction from the Three-Source Floating Point group. | | V.FDIV | three_source_floating_point | 64 | [64-bit V.] Instruction from the Three-Source Floating Point group. | | V.FMADD | three_source_floating_point | 64 | [64-bit V.] Instruction from the Three-Source Floating Point group. | | V.FMSUB | three_source_floating_point | 64 | [64-bit V.] Instruction from the Three-Source Floating Point group. | | V.FMUL | three_source_floating_point | 64 | [64-bit V.] Instruction from the Three-Source Floating Point group. | | V.FEQ | two_source_floating_point | 64 | [64-bit V.] Instruction from the Two-Source Floating Point group. | | V.FEQS | two_source_floating_point | 64 | [64-bit V.] Instruction from the Two-Source Floating Point group. | | V.FGE | two_source_floating_point | 64 | [64-bit V.] Instruction from the Two-Source Floating Point group. | | V.FGES | two_source_floating_point | 64 | [64-bit V.] Instruction from the Two-Source Floating Point group. | | V.FLT | two_source_floating_point | 64 | [64-bit V.] Instruction from the Two-Source Floating Point group. | | V.QPOP | general_manager | 64 | [64-bit V.] Instruction from the General Manager group. | | V.QPUSH | general_manager | 64 | [64-bit V.] Instruction from the General Manager group. | | V.RDADD | reduce_operation_with_register | 64 | [64-bit V.] Instruction from the Reduce Operation with Register group. | | V.RDAND | reduce_operation_with_register | 64 | [64-bit V.] Instruction from the Reduce Operation with Register group. | | V.RDFADD | reduce_operation_with_register | 64 | [64-bit V.] Instruction from the Reduce Operation with Register group. | | V.RDFMAX | reduce_operation_with_register | 64 | [64-bit V.] Instruction from the Reduce Operation with Register group. | | V.RDFMIN | reduce_operation_with_register | 64 | [64-bit V.] Instruction from the Reduce Operation with Register group. | | V.SBI | store_offset | 64 | [64-bit V.] Stores a register value to memory. | | V.SBI.BRG | store_offset | 64 | [64-bit V.] Stores a register value to memory. | | V.SDI | store_offset | 64 | [64-bit V.] Stores a register value to memory. | | V.SDI.BRG | store_offset | 64 | [64-bit V.] Stores a register value to memory. | | V.SDI.U | store_offset | 64 | [64-bit V.] Stores a register value to memory. | | V.SHFL.BFLY | shuffle | 64 | [64-bit V.] Instruction from the Shuffle group. | | V.SHFL.DOWN | shuffle | 64 | [64-bit V.] Instruction from the Shuffle group. | | V.SHFL.IDX | shuffle | 64 | [64-bit V.] Instruction from the Shuffle group. | | V.SHFL.UP | shuffle | 64 | [64-bit V.] Instruction from the Shuffle group. | | V.SHFLI.BFLY | shuffle | 64 | [64-bit V.] Instruction from the Shuffle group. |

View all 766 instruction forms →