V.SHFLI.DOWN

64-bit V. **Group:** Shuffle  |  Ch 20   VEC — Vector / SIMD Execution (lx64)  |  **Length:** 64  |  **Decode:** —

Assembly Syntax

• v.shfli.down SrcL, SrcR, imm, ->Dst

Encoding

Bitfield encoding diagram. MSB is on the left, LSB on the right.

Description

[64-bit V.] Instruction from the Shuffle group.

Pseudocode (informative)

// Execute V.SHFLI.DOWN as defined by the Shuffle semantics.

Encoding Notes

No additional encoding notes.

Full Catalog Forms

Assembly	Length	Decode
v.shfli.down SrcL, SrcR, imm, ->Dst	64	—

← [Shuffle](../groups/shuffle.md)    [Index](../index.md)    [All instructions](index.md) →