Skip to content

V.SH

64-bit V. **Group:** Store Register Offset  |  Ch 11   AGU — Address Generation Unit  |  **Length:** 64  |  **Decode:** —

Assembly Syntax

  • v.sh<.local> SrcD.<T1>, [SrcL, <lc0<<1>, SrcR.<T2><<(1+shamt)]

Encoding

V.SH encoding
Bitfield encoding diagram. MSB is on the left, LSB on the right.

Description

[64-bit V.] Stores a register value to memory.

Pseudocode (informative)

Store(/* addr */, rs2);

Encoding Notes

No additional encoding notes.

Full Catalog Forms

Assembly Length Decode
v.sh<.local> SrcD.<T1>, [SrcL, <lc0<<1>, SrcR.<T2><<(1+shamt)] 64 —
← [Store Register Offset](../groups/store_register_offset.md)    [Index](../index.md)    [All instructions](index.md) →