Skip to content

V.FRECIP

64-bit V. **Group:** Floating Point Arithmetic  |  Ch 20   VEC — Vector / SIMD Execution (lx64)  |  **Length:** 64  |  **Decode:** —

Assembly Syntax

  • v.frecip SrcL, ->Dst

Encoding

V.FRECIP encoding
Bitfield encoding diagram. MSB is on the left, LSB on the right.

Description

[64-bit V.] Instruction from the Floating Point Arithmetic group.

Pseudocode (informative)

// Execute V.FRECIP as defined by the Floating Point Arithmetic semantics.

Encoding Notes

No additional encoding notes.

Full Catalog Forms

Assembly Length Decode
v.frecip SrcL, ->Dst 64 —
← [Floating Point Arithmetic](../groups/floating_point_arithmetic.md)    [Index](../index.md)    [All instructions](index.md) →