Skip to content

V.FADD

64-bit V. **Group:** Three-Source Floating Point  |  Ch 20   VEC — Vector / SIMD Execution (lx64)  |  **Length:** 64  |  **Decode:** —

Assembly Syntax

  • v.fadd SrcL, SrcR, ->Dst

Encoding

V.FADD encoding
Bitfield encoding diagram. MSB is on the left, LSB on the right.

Description

[64-bit V.] Instruction from the Three-Source Floating Point group.

Pseudocode (informative)

// Execute V.FADD as defined by the Three-Source Floating Point semantics.

Encoding Notes

No additional encoding notes.

Full Catalog Forms

Assembly Length Decode
v.fadd SrcL, SrcR, ->Dst 64 —
← [Three-Source Floating Point](../groups/three_source_floating_point.md)    [Index](../index.md)    [All instructions](index.md) →