Skip to content

SLL

32-bit Base **Group:** Arithmetic Operation 64bit  |  Ch 12   ALU — Arithmetic Logic Unit  |  **Length:** 32  |  **Decode:**

Assembly Syntax

  • sll SrcL, SrcR, ->{t, u, Rd}

Encoding

SLL encoding
Bitfield encoding diagram. MSB is on the left, LSB on the right.

Description

Logical left shift by the value in SrcR.

Pseudocode (informative)

rd = rs1 << (rs2 & 63);

Encoding Notes

No additional encoding notes.

Full Catalog Forms

Assembly Length Decode
sll SrcL, SrcR, ->{t, u, Rd} 32
← [Arithmetic Operation 64bit](../groups/arithmetic_operation_64bit.md)    [Index](../index.md)    [All instructions](index.md) →