Skip to content

FEXP

32-bit Base **Group:** Floating-point Arithmetic  |  Ch 13   FSU — Floating-point / SIMD Unit  |  **Length:** 32  |  **Decode:** —

Assembly Syntax

  • fexp.{T} SrcL, ->{t, u, Rd}

Encoding

FEXP encoding
Bitfield encoding diagram. MSB is on the left, LSB on the right.

Description

Instruction from the Floating-point Arithmetic group.

Pseudocode (informative)

// Execute FEXP as defined by the Floating-point Arithmetic semantics.

Encoding Notes

No additional encoding notes.

Full Catalog Forms

Assembly Length Decode
fexp.{T} SrcL, ->{t, u, Rd} 32 —
← [Floating-point Arithmetic](../groups/floating_point_arithmetic.md)    [Index](../index.md)    [All instructions](index.md) →