DIV

32-bit Base **Group:** Multi-Cycle ALU  |  Ch 12   ALU — Arithmetic Logic Unit  |  **Length:** 32  |  **Decode:** —

Assembly Syntax

• div SrcL, SrcR, ->{t, u, Rd}

Encoding

Bitfield encoding diagram. MSB is on the left, LSB on the right.

Description

Signed integer division.

Pseudocode (informative)

rd = (rs2 != 0) ? (rs1 / rs2) : 0;

Encoding Notes

No additional encoding notes.

Full Catalog Forms

Assembly	Length	Decode
div SrcL, SrcR, ->{t, u, Rd}	32	—

← [Multi-Cycle ALU](../groups/multi_cycle_alu.md)    [Index](../index.md)    [All instructions](index.md) →