Skip to content

ADD

32-bit Base **Group:** Arithmetic Operation 64bit  |  Ch 12   ALU — Arithmetic Logic Unit  |  **Length:** 32  |  **Decode:**

Assembly Syntax

  • add SrcL, SrcR<{.sw,.uw,.neg}><<<shamt>, ->{t, u, Rd}

Encoding

ADD encoding
Bitfield encoding diagram. MSB is on the left, LSB on the right.

Description

Integer addition. Writes the sum of two registers to the destination.

Pseudocode (informative)

rd = rs1 + rs2;

Encoding Notes

No additional encoding notes.

Full Catalog Forms

Assembly Length Decode
add SrcL, SrcR<{.sw,.uw,.neg}><<<shamt>, ->{t, u, Rd} 32
← [Arithmetic Operation 64bit](../groups/arithmetic_operation_64bit.md)    [Index](../index.md)    [All instructions](index.md) →